•	OIPE		JC11 Rec'd PCT/PTO 12 MAR 2
FORM	PTO 1390 L S DEPARTMENT OF COM	MERCE PATENT AND TRADEMARK OFFICE	ATTORNEY 'S DOCKET NUMBER
(REV	TRANSMITTABLETTER	R TO THE UNITED STATES	3118
	DESIGNATED/ELECT	ED OFFICE (DO/EO/US)	U S APPLICATION NO (If known, see 37 CFR 1 5
	CONCERNING A FILIT	NG UNDER 35 U.S.C. 371	07//0/003
	ERNATIONAL APPLICATION NO.	INTERNATIONAL FILING DATE	PRIORITY DATE CLAIMED  22 September 1999
	T/EP99/06312 LE OF INVENTION	27 August 1999	22 September 1999
DE	CVICE FOR SUPPLYING OUTPU	T DATA IN REACTION TO INPUT	DATA
APP	LICANT(S) FOR DO/EO/US		
F1	orian OELMAIER et al.	tates Designated/Elected Office (DO/EO/US)	the following items and other information:
l _	•	as concerning a filing under 35 U.S.C. 371.	
1. 🛚		CNT submission of items concerning a filing	ınder 35 U.S.C. 371.
2. [			
3.	items (5), (6), (9) and (21) indicate	national examination procedures (35 U.S.C. 3 d below.	
4. [	X The US has been elected by the exp	oiration of 19 months from the priority date (A	Article 31).
5.	A copy of the International Applica	tion as filed (35 U.S.C. 371(c)(2))  ed only if not communicated by the Internation	onal Bureau).
		by the International Bureau.	Mai Bullett,
	b. X has been communicated to	olication was filed in the United States Received	ring Office (RO/US).
		the International Application as filed (35 U.S	S.C. 371(c)(2)).
6.	a. X is attached hereto.	are international representations of the second sec	
	b.  has been previously subr	nitted under 35 U.S.C. 154(d)(4).	
7.	Amendments to the claims of the It	nternational Aplication under PCT Article 19	(35 U.S.C. 371(c)(3))
	a. are attached hereto (requ	ired only if not communicated by the Interna	tional Bureau).
Carry Carry	b. have been communicated	d by the International Bureau.	
	c. have not been made; how	vever, the time limit for making such amendr	nents has NOT expired.
	d. have not been made and		
8.	An English language translation of	f the amendments to the claims under PCT A	ticle 19 (35 U.S.C. 371 (c)(3)).
9.	An oath or declaration of the inver	ntor(s) (35 U.S.C. 371(c)(4)).	
10.	An English lanugage translation o	f the annexes of the International Preliminary	Examination Report under PCT
	Article 36 (35 U.S.C. 371(c)(5)).		
	Items 11 to 20 below concern docum		
11.	An Information Disclosure State	ement under 37 CFR 1.97 and 1.98.	or GED 2.20 and 2.21 is included
12.	An assignment document for re	cording. A separate cover sheet in complian	ce with 37 CFR 3.28 and 3.31 is included.
13	A FIRST preliminary amendme	ent.	
14	. A SECOND or SUBSEQUENT	r preliminary amendment.	
15	A substitute specification.		
	A change of power of attorney	and/or address letter.	
1	7. A computer-readable form of the	ne sequence listing in accordance with PCT F	Rule 13ter.2 and 35 U.S.C. 1.821 - 1.825.
		international application under 35 U.S.C. 1	
1		language translation of the international appli	
19	A second copy of the English	language translation of the international appri	

Other items or information:

			JC08 R	ec'd	POMPTO	1 2 MAR 2001
<b>U97787</b>	0376FR 5	NTERNATIONAL APPLICATION NO PCT/EP99/06312			ATTORNEYS DO	CKET NUMBER
BASIC NATIONAL Neither international nor international sea	21. The following fees are submitted:  BASIC NATIONAL FEE (37 CFR 1.492 (a) (1) - (5)):  Neither international preliminary examination fee (37 CFR 1.482) nor international search fee (37 CFR 1.445(a)(2)) paid to USPTO and International Search Report not prepared by the EPO or JPO					
International prelim	inary examination fee (	37 CFR 1.482) not paid to epared by the EPO or JPC	)			
International prelim but international sea	inary examination fee ( rch fee (37 CFR 1.445(	37 CFR 1.482) not paid to a)(2)) paid to USPTO	USPTO \$710.00			
		37 CFR 1.482) paid to US PCT Article 33(1)-(4)				
and all claims satisfi	ed provisions of PCT A	37 CFR 1.482) paid to US Article 33(1)-(4)	\$100.00	\$	860.00	T
Surcharge of \$130.00 months from the earli	for furnishing the oath est claimed priority dat	or declaration later than e (37 CFR 1.492(e)).	20 30	\$		
CLAIMS	NUMBER FILED	NUMBER EXTRA	RATE	\$	0	
Total claims	18 - 20 =	0	x \$18.00	\$	0	
Independent claims	3 -3 =	0	x \$80.00	\$	0	
MULTIPLE DEPEND	ENT CLAIM(S) (if ap		+ \$270.00	\$	0	<b></b>
		OF ABOVE CALCU		\$	860.00	<b></b>
Applicant claims are reduced by 1		e 37 CFR 1.27. The fees	indicated above	\$	N/A	
			UBTOTAL =	\$	860.00	
Processing fee of \$130.00 for furnishing the English translation later than 20 30 s months from the earliest claimed priority date (37 CFR 1.492(f)).						
		TOTAL NATIO		\$	860.00	
Fee for recording the accompanied by an a	enclosed assignment (2 ppropriate cover sheet (	37 CFR 1.21(h)). The ass (37 CFR 3.28, 3.31). \$40	ignment must be .00 per property +	\$	N/A	
		TOTAL FEES E	NCLOSED =	\$	860.00	
				Am	ount to be refunded:	\$
				<u> </u>	charged:	\$
<ul> <li>a. A check in the amount of \$ to cover the above fees is enclosed.</li> <li>b. Please charge my Deposit Account No in the amount of \$ to cover the above fees. A duplicate copy of this sheet is enclosed.</li> <li>c. X The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account No. 04-1448. A duplicate copy of this sheet is enclosed.</li> <li>d. X Fees are to be charged to a credit card. WARNING: Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038.</li> </ul>						
1.137 (a) or (b)) mu	ust be filed and grante	t under 37 CFR 1.494 or d to restore the applicat	ion to pending status	URE	Elfon.	fuy
DOUGHERTY & CLEMENTS LLP Ralph H. Dougherty						
6230 Fair Charlotte	cview Road Sylver, North Carol	Lna 28210 USA	NAME 25,	851		
	15	14,0			N NUMBER	
	9HISSECULU	DOCUMENT				

SERIAL NUMBER:	<u> 787065</u>	
OF FINANCE LAZA 2 - 5TH FLOOR	,	

PCT OFFICE :OT

CRYSTAL PL

PCT INTERNATIONAL DIVISION - DO/EO FROM:

CRYSTAL PLAZA 2 - 8TH FLOOR

## PLEASE PROCESS THE FOLLOWING CORRECTIONS:

FIC	)14	TC	)
CODE	FEE	CODE S	L FEE
ţ .			
OTHER:			•
	CHARGE VOUCHER E ADDITIONAL FEES	S ATTACHED TO CHA	RGE / REFUND
	OTHER:		
	•		
THE	ORIGINAL MET	HOD OF PAYM	ENT WAS:
	BY A CHECK		
-	my a COTARGETO D	EPOSIT ACCOUNT NO	

09/787065

JC08 Rec'd PCT/FT0 1 2 MAR 2001

)

**PATENT** 

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE PATENT OPERATIONS

Art Unit:

(Examiner

Applicant(s):

Florian OELMAIER, Roland BRAND, André HEUER, Heinz GERHAEUSER,

Markus PROSCH, Olaf KORTE, Roland PLANKENBUEHLER

Serial No:

Filed:

Title:

DEVICE FOR SUPPLYING OUTPUT DATA IN REACTION TO INPUT

DATA AND METHOD FOR CHECKING AUTHENTICITY AND METHOD

FOR ENCRYPTED DATA TRANSMISSION

Charlotte, North Carolina March 12, 2001

Honorable Commissioner of Patents Washington, DC 20231

Dear Sir:

## PRELIMINARY AMENDMENT

Preliminary to Examination of the above-identified application, kindly amend the application as follows:

## In the Specification:

Please substitute the attached specification for the translation of PCT Application PCT/EP99/06312 filed on August 27, 1999, with the European Patent Office.





Please substitute the attached claims for those included in the translation of PCT Application PCT/EP99/06312 filed on August 27, 1999, with the European Patent Office.

## **REMARKS**

Entry of the Amendment substituting the attached substitute specification and claims is respectfully requested by Applicants.

Respectfully submitted,

Ralph H. Dougherty

Attorney for Applicant Registration No. 25,851

DOUGHERTY & CLEMENTS LLP

6230 Fairview Road, Suite 400

Charlotte, North Carolina 28210

Telephone: 704/366-6642

Attorney's Docket 3118

JG08 Rec'd PGT/PTO | 2 MAR 2001

# AND METHOD FOR CHECKING AUTHENTICITY AND METHOD FOR ENCRYPTED DATA TRANSMISSION

### Description

The present invention refers to authenticity checking in manipulation-proof systems and especially to a device for supplying output data in reaction to input data so as to determine the authenticity of the device in dependence upon the output data, and to methods which use such devices.

Nowadays integrated circuits are often used, which are applied to a chip card or incorporated in a chip card so as to check whether the owner of the integrated circuits is authorized to carry out a certain action, the authenticity of the integrated circuits being additionally checked so as to provide protection against counterfeited cards. Such integrated circuits are used in the form of smart cards, as defined in the ISO 7816 standard, or in the form of PC cards, as defined in the PCMCIA's PC CARD standard, edition 6.1. Other fields of application, in addition to the above-mentioned possibilities, exist wherever chip cards are used, e.g. in the form of telephone cards or cards permitting access to certain buildings, i.e. cards which serve as electronic keys.

The essential characteristic of the integrated circuits incorporated in such cards is that only the user who is in possession of such a card is actually granted access or is e.g. able to decrypt an encrypted television programme by means of his smart card. The authorization is granted e.g. on the basis of payment, thinking of telephone cards or smart cards in connection with pay TV, or by permitting a specific function, if electronic keys are used.

In order to guarantee that only authorized persons, i.e. persons who acquired e.g. a telephone card, will telephone, it is of decisive importance to identify counterfeited cards and, thinking e.g. of telephone cards, to forbid owners of counterfeited cards to telephone. Although a hundred percent protection against imitators does not exist, it is still possible to present counterfeiters of cards, who simulate the function of the card, with as many difficulties as possible.

M

Counterfeiters have exhibited great wealth of imagination in copying the functionality of a chip card and of an integrated circuit, respectively. One possibility is e.g. to abrade the chip of a chip card and to infer the functionality of the algorithm implemented on the card from the layout of the integrated circuit. The functionality of the card, i.e. the algorithm which generates on the basis of an input value in the card an output value that is evaluated by a card reader, can then be simulated by means of a computer. When a counterfeiter has ascertained the layout of e.g. a telephone card, he could insert a simulation card, which is connected to a computer, into the card reading slot of a card telephone and simulate the behaviour of the card during the authenticity check.

It goes without saying that there are also mechanical protection mechanisms against such attacks, these protection mechanisms preventing e.g. access from outside to the card when the card has been inserted into a read unit. However, as has been described in the technical publication "Tamper Resistance A Cautionary Note; Proceedings — The Second USENIX Workshop on Electronic Commerce" by Markus Kuhn and Ross Anderson, there are a great number of counterfeiting methods which underline the unabating demand for better protection mechanisms for circuits and especially for integrated circuits on a chip card also in the future. Although conventional data encryption methods, which are based e.g. on the DES algorithm (DES Data Encryption Standard) or which comprise check sum algorithms, provide a high degree of safety when the encryption key, which together with the cryptoalgorithm permits decryption, is kept secret, it is, in principle, also here possible to imitate such an algorithm, which is integrated in a chip card in the form of an integrated circuit in terms of hardware, on the basis of the hardware implementation, i.e. to simulate the functionality of this algorithm e.g. by means of a computer.

It is the object of the present invention to provide a concept for improved protection of electronic circuits and to provide thus a counterfeit-proof check of the authenticity of such electronic circuits and a counterfeit-proof authorization of an owner of such electronic circuits.

This object is achieved by a device according to claim 1 and by a method according to claim 17 or 18.

The present invention is based on the finding that it is comparatively simple to imitate the functionality of a chip, but that it is much more difficult to imitate its time or power behaviour. A device for supplying output data in reaction to input data so as to determine the authenticity of the device in dependence upon said output data comprises therefore, on the one hand, an electronic circuit for executing an algorithm that generates the output data on the basis of the input data, and, on the other hand, a unit for detecting operational data which are influenced by an operation of the electronic circuit, the data detection unit being coupled to the electronic circuit in such a way that the operational data of the electronic circuit are used by the algorithm for generating the output data.

According to a preferred embodiment of the present invention, the electronic circuit implements an cryptographic algorithm which calls the operational data detection unit so as to carry out time and/or power measurements which, in addition to the input data, are used by the electronic circuit so as to generate the output data. Hence, the output data represent a combination of the functionality of the cryptographic algorithm and of the operational data of the circuit used for executing the cryptographic algorithm. An attack on the device according to the present invention must therefore simulate not only the cryptographic algorithm but also the power consumption and/or the time behaviour of the electronic circuit during the execution of the cryptographic algorithm.

A large number of cryptographic algorithms is shown in the technical book "Applied Cryptography" by Bruce Schneier.

Operational data of the integrated circuit which are used for generating the output data are preferably the power consumption and the run time of the algorithm in the electronic circuit. Such operational or "environmental" data may, however, be all the data which are influenced by an operation of the electronic circuit, such as an electromagnetic radiation emitted by the electronic circuit and the like. Limits to the use of operational data are the possibilities of measuring these operational data in a practical implementation, thinking e.g. of electromagnetic radiation. Hence, the data which are preferably used as operational data because they are easy to measure are power data and data concerning the time behaviour of the electronic circuit.

In principle, it will not be necessary that the algorithm is a cryptographic algorithm. It might be any algorithm which has different operational data in dependence upon different input data. However, the protection against counterfeiting will be the better the "more chaotic" the dependence of the operational data on different input data is.

In order to improve protection, the algorithm used is preferably a cryptoalgorithm which provides protection against counterfeits per se, this protection being enhanced by the fact that, according to the present invention, the operational data of the electronic circuit executing this cryptographic algorithm are taken into account. Normally, algorithms are, however, designed such that they have a comparatively constant run time behaviour independently of the input values. In order to improve the safety still further, the algorithm executed by the electronic circuit will preferably comprise two sub-algorithms, i.e. one cryptographic algorithm and one test algorithm which is programmed exclusively in such a way that its operating behaviour will be as "chaotic" as possible in dependence upon different input data.

In the calculation of the output data, which are used for checking the authenticity of the device, the results of the test algorithm are, however, not taken into account, but the data taken into account are only the operational data of the electronic circuit which executes the test algorithm and the output data of the cryptoalgorithm; hence, a counterfeiter will find it even more difficult to attack the test algorithm, since, in the most advantageous case, he will only find out the input data into the test algorithm but no output data.

The safety will be enhanced still further in particular by the use of a multi-step cryptoalgorithm and by the additional use of a multi-step test algorithm; for one step of the cryptoalgorithm also the operational data of the test algorithm, which have been generated by the execution of the preceding step of the test algorithm, are used in addition to the intermediate result of the preceding step of the cryptoalgorithm. This "interleaving" of a multi-step cryptoalgorithm with a multi-step test algorithm provides a high degree of safety against counterfeits.

In contrast to former attempts to counterfeit, which tried to identify the structure of a chip making use of different methods and which then used these data so as to analyze the functionality of a chip and integrate it into another chip, or simulate it by a computer,

counterfeiters who attack the device according to the present invention must redesign the chip completely and perhaps they must even expressly direct the production method thereto. This is necessary because it is not only the functionality of the chip that has to be simulated but also the operating behaviour of the electronic circuit, i.e. the hardware. In contrast to the prior art, where attempts were made to achieve safety by means of increasingly elaborate functionalities, the present invention aims at incorporating hardware aspects into the safety in such a way that a counterfeiter may even have to use exactly the same process for producing integrated circuits so as to simulate identical power and run time data for simulating, i.e. counterfeiting, an authentic device.

In the following, preferred embodiments of the present invention will be explained in more detail making reference to the drawings enclosed, in which:

- Fig. 1 shows a schematic representation of a device according to the present invention;
- Fig. 2 shows a preferred embodiment according to the present invention;
- Fig. 3 shows how a cryptoalgorithm and a test algorithm co-operate according to a preferred embodiment of the present invention;
- Fig. 4 shows a flow chart for a method for checking the authenticity making use of two devices according to the present invention; and
- Fig. 5 shows a flow chart of a method for encrypted transmission of information from a first location to a second location making use of two devices according to the present invention.
- Fig. 1 shows as a schematic circuit diagram a device 10 according to the present invention for supplying output data 12 in reaction to input data 14 so as to determine the authenticity of the device 10 in dependence upon the output data 12. The device 10 comprises an electronic circuit 16 for executing an algorithm that generates the output data 12 on the basis of the input data 14, and a unit 18 for detecting operational data that are influenced by an operation of the electronic circuit 16, the operational data detection unit 18 being

coupled to the electronic circuit 16 in such a way that the operational data of the electronic circuit 16 are used by the algorithm in order to generate the output data 12.

The operational data detection unit 18 detects preferably an elapsed calculation time or the power consumption of the electronic circuit 16 for executing an algorithm. In contrast to the functionality executed by the algorithm, which is implemented by the electronic circuit 16, the operational data are also referred to as environmental data. Such environmental data may be all data which are suitable for describing the operation of a chip, i.e. of an electronic circuit, e.g. the electromagnetic radiation emitted by the electronic circuit 16. A limit only exists with respect to the technical possibilities of integrating measurement means in the device 10.

The device 10 is preferably produced in an integrated form and implemented as smart card, PC card, telephone card, electronic key and the like. The measurement of the operational data by the unit 18 is then carried out on the card itself. Hence, time data and power data are preferred as operational data, since they can be measured easily.

The measurement of the instantaneous power consumption can be realized by a comparatively simple electronic network comprising a resistor, a capacitor and an analog-digital converter. This circuit arrangement should be as precise as possible. Due to variations of the input power and of the properties of the materials used, the accuracy is, however, a limited one, since repeated executions with the same input values must produce precisely the same results independently of the environmental conditions.

Fig. 2 shows a slightly more detailed view of the device 10 according to the present invention in accordance with a preferred embodiment of the present invention. The electronic circuit 16 for executing an algorithm is subdivided into two sub-circuits 16a and 16b, sub-circuit 16a being capable of executing a cryptoalgorithm, whereas sub-circuit 16b is capable

of executing a test algorithm.

The operational data detection unit 18 is also bipartite and comprises time measuring means 18a and, in addition, power measuring means 18b.

The time measurement by means of the operational data detection unit 18 should be carried out by means of an internal clock chip, since a supplied clock might vary excessively. Time control should be as precise as possible, since repeated executions must produce the same results. Time measurements can be carried out on the basis of the clock of the chip; this will, however, necessitate safety-relevant compromises, since it is then not the actual speed of the electronic circuit 16 that is relevant, but only the clock cycles per command are decisive.

Due to the fact that operational data of the device 16 are used, the algorithm executed by the device 16 is made hardware dependent. Simultaneously, these measurement values must, however, be reproducible in a reliable manner in such a way that, when the authenticity is checked, incorrect results caused by parameter variations will be avoided. On the other hand, the demands on the operational data, i.e. the manufacturing tolerances for producing a device to be tested and a testing device, should be chosen as narrow as possible so as to achieve a high degree of safety.

With respect to time measurement the means 18a is preferably arranged so as to measure absolute times with the aid of an independent clock chip integrated in the means 18a. A higher degree of safety is achieved in this way, but also a dependence on external clock generators whereby the portability from one equipment to the next will deteriorate.

In the case of the power measurement means 18b the hardware dependence entails certain problems. Digitizing errors of the analog-digital converter, which is contained in the power measurement means 18b, may render the results unpredictable. This problem can either be solved by using very high sampling rates and by rounding generously or it can be solved by implementing complicated noise-reduction algorithms in the power measurement means 18b. Another possibility of trying to solve this problem is the use of pattern recognition algorithms which provide certain classification numbers on the basis of the recorded signals, i.e. time or power consumption values, which can be used by this pattern recognition algorithm. In this case the device 10 is hardware-dependent insofar as the data used are not absolute operational data but that specific "characteristics", i.e. the power consumption as a function of time, or certain calculation times of individual algorithm steps are used so as to achieve the additional safety aspect of hardware dependence.

With respect to the architecture of the combination of the algorithm executed by the electronic circuit 16 and with respect to the operational data two possibilities are mentioned, only by way of example. One possibility is referred to as test point architecture. An external control coupled to the device 16 e.g. via an auxiliary input interrupts the execution of the algorithm by the electronic circuit 16 e.g. after a certain number of clock cycles or seconds. Subsequently, a "snapshot" of the execution state of the electronic circuit 16 is taken. This snapshot comprises e.g. data with respect to the progress of the algorithm, register states, the power that has been consumed since the last test point or the time that has been consumed since the last test point. This architecture does not necessitate a division of the algorithm into parts. If, however, clock cycles are not used for measuring the time, this possibility is difficult to implement in reality, since a slower execution of the algorithm in view of external conditions may change a snapshot completely. In addition, a snapshot cannot be rounded, as has already been mentioned. In most cases, the amount of data collected is, moreover, too large; hence data have to be combined. A combinatorial algorithm depends on the data recorded during the snapshot and may range from a simple XOR operation to complex check sum algorithms, such as "Message-Digest algorithms".

The second possibility, which is referred to as "demand architecture", is therefore preferred. This possibility is schematically shown in Fig. 3. Fig. 3 shows the interleaving of a cryptoalgorithm 16a with a test algorithm 16b. The cryptoalgorithm 16a, which may e.g. be a DES algorithm that is subdivided into n steps, receives in step 1 the input data 14. In addition, also a test algorithm 16b, which will be discussed in detail hereinbelow, is composed of n steps and also this test algorithm receives the input data 14 in its step 1.

When the cryptoalgorithm 16a has calculated the first step, it provides a certain intermediate result. The first step of the test algorithm 16b does not provide the results of the test algorithm, which are not of interest, but it supplies the operational data thereof as input signal to the second step of the cryptoalgorithm 16a, as shown by an arrow 20. This process is repeated for each of the n steps in such a way that each step of the cryptoalgorithm 16a receives as an input signal the intermediate result of the last step of the cryptoalgorithm as well as the operational data of the test algorithm of the last step. This architecture is called demand architecture, since either the cryptoalgorithm itself or a control demands from the test algorithm the execution of measurements of operational data and the subsequent transmission of the operational data to the cryptoalgorithm.

Although it has been said up to now that, if the cryptoalgorithm as well as the test algorithm are executed by the electronic circuit 16, the results of the test algorithm will not be taken into account and that only the operational data of the electronic circuit, which executes the test algorithm, will in this case be taken into account in the production of the output data 12, it is, of course, also possible to include the result data of the test algorithm in the cryptoalgorithm. Due to the fact that the result data of the test algorithm are, however, rejected in the device itself and do not appear externally at all, a counterfeiter will find it much more difficult to draw conclusions with respect to the test algorithm for simulating the operational behaviour of this test algorithm so as to obtain the operational data, since in the most favourable case for him he will only know the input data 14 inputted in this test algorithm and the operational data, but not the output data. Hence, it will be almost impossible for him to simulate the functionality of the test algorithm so as to be able to draw conclusion with respect to the operational data.

In principle, it would also be possible to simulate the operational data with some other algorithm having similar operational conditions. If, however, a test algorithm of sufficient complexity is used, e.g. an algorithm for calculating fractals, it is indeed almost impossible to simulate the operational behaviour of the test algorithm without knowing the result data. Even if the functionality of the test algorithm should be obtained, with very great effort, from the layout of the integrated circuit executing this test algorithm, the safety aspect of the present invention is to be see in that the functionality as such is of no use at all, but that in addition to the functionality also the operational behaviour of the electronic circuit 16 would have to be simulated. Furthermore, a counterfeiter will a priori not know whether or not the operational data of the test algorithm are fed into the cryptoalgorithm, nor will he know which combinations or correlations thereof exist. It goes without saying that it would be possible to take the result data of the test algorithm into account only in the case of a few steps and to include, in the case of the other steps, only the operational data into the execution of the cryptoalgorithm.

It follows that, for the present invention, it is not absolutely necessary to measure the operational behaviour of the cryptographic algorithm or cryptoalgorithm. As can be seen from Fig. 3 and has already been described to a sufficient extent, a test algorithm can be executed by the electronic circuit 16, this test algorithm being preferably a complex and

difficult algorithm whose behaviour is hard to predict or "pseudo-chaotic". When, in the simplest case, input signals of different lengths produce different operational data and when the algorithm as such is kept secret, a good protection has already been achieved, since a counterfeiter who wants to simulate the functionality of the algorithm will not be able to produce an authentic card, since the output data are not the result data of the test algorithm, but, in the simplest case, the operational data. In order to improve the version employing the test algorithm alone, it will, of course, be possible to use not only the operational data alone for the production of the output data, but the result data may also be combined with the operational data in some way or other. The best protection will, however, be achieved, when the test algorithm is combined with the cryptoalgorithm, e.g. in the manner shown in Fig. 3.

The test algorithm should use special features of the electronic circuit 16, whereby attacks will be made even more difficult. Furthermore, this algorithm should not exhibit a simple run time behaviour, which might be of such a nature that higher-order input signals result in slower calculations. Such a behaviour would again have the effect that the operational behaviour of the electronic circuit 16, which executes the algorithm, would be made predictable in a way. Hence, the input signal can be randomized e.g. by means of a series of XOR operations or it can sent through a function with "pseudo-chaotic" behaviour in such a way that, although there is a defined relationship between the output signal of the function and the input signal, this relationship is extremely complicated and a functional relationship cannot be seen merely by viewing. In this case, the test algorithm itself comprises two parts, viz. a first part which renders the input signal random or at least highly unpredictable and a second part which is the actual test algorithm so as to be able to determine the timing or the power consumption of the integrated circuit 16.

Fig. 4 shows a flow chart for a method of checking the authenticity of a device; this kind of method could be executed e.g. by an electronic door lock, so that only the owner of an authentic "key card" is allowed to pass the door. Such an electronic door lock normally comprises a microcontrol and a card-read/write unit into which a card provided with the device according to the present invention can be inserted as well as a fixedly installed card-read/write unit in which a reference card, which is provided with the device according to the present invention as well, is fixedly installed and arranged such that it is not accessible from outside. The reference or examination device corresponds to the device to be tested insofar

as these devices both originate e.g. from the same product batch so that their hardware will be identical so as to exhibit the greatest possible likelihood in their operational behaviour.

When the owner of a card wants to pass through a door which is provided with an electronic key system of this type, he will insert his card, which has attached thereto the device according to the present invention, in the card reader.

The method of checking the authenticity of the inserted device, i.e. of the device to be tested, is shown in Fig. 4. The microcontrol first selects arbitrary random input data (block 40). In a next step, these input data are fed into the device to be tested as well as into the examination device (block 42). The device to be checked by the user with respect to its authenticity, i.e. the device to be tested, as well as the examination device, which is preferably fixedly installed in the door lock, now execute parallel to one another the same steps and produce output data, the output data of the examination device depending on the operational data of the electronic circuit 16 of the examination device and the output data of the device to be tested depending on the operational data of the electronic circuit 16 of the device to be tested.

The output data of the two devices are compared in a block 44. If these output data correspond, the authenticity of the device to be tested will be affirmed (block 46). If the output data do not correspond, the authenticity of the device to be tested will be denied (block 48) and the door lock will not be opened. In this case, both the device to be tested and the examination device are "operated" by one and the same microcontrol. This means that e.g. an external clock for measuring the time behaviour, which is coupled with the operational data detection unit 18, will be identical for both devices. In this case, the operational data can be detected with extremely high accuracy, since clock fluctuations or the like will affect the two devices alike and will therefore not lead to a divergence between the two devices.

This method which consists in that a device has supplied thereto an input signal in such a way that it produces an output signal, the output signal being judged in dependence upon the input signal, is also referred to as "challenge-response" algorithm. Preferably, some random input signal is supplied to the device which then calculates a result by means of the electronic circuit 16 and outputs the collected operational data, i.e. processes them in the

output data. The verification takes place on the basis of a comparison with a reference or examination device. For an attacker it would, in principle, be possible to listen in to the data communication between the device to be tested and the microcontrol within the card reader, which has to be accessible from outside per definition. Since, in the case of the preferred embodiment of the present invention shown in Fig. 3, the operational data are, however, only processed within the device according to the present invention and are not transmitted to the outside world and since, in addition, also the result data of the test algorithm remain within the device and are not transmitted to the outside world and are not even taken into account at all, listening in to the data communication will not be a great help to a person attacking the device according to the present invention. Hence, the device according to the present invention comprises three secrecy aspects, viz. firstly a conventional secret password for the cryptoalgorithm, secondly the secret test algorithm and finally the concrete hardware design of the electronic circuit 16.

The concept of feeding operational data into respective subsequent steps of a cryptoalgorithm, which is the DES algorithm in the preferred embodiment, leads to the preferred use of one-way street functions for safety reasons. This means that on the basis of certain input data only output data can be calculated, but that functionally calculating back from these output data to the input data is impossible, since the use of the operational data determines a chronological sequence of calculation. When the authenticity of a device to be tested is checked in the way shown in Fig. 4, an inversion of the functionality is not even necessary, since both the device to be tested and the examination device execute a one-way-street function in parallel and need not use an inverted calculation sequence under any circumstances.

Safety can be increased still further, when special processors are used for the electronic circuit 16, which are optimized for specific operations in such a way that a standard chip or a computer will not be able to simulate the time response of certain processors.

A further improvement is to be seen in the circumstance that the test algorithm, whose results are not used in the preferred embodiment shown in Fig. 3 and which is only provided for generating the operational data, can be exchanged every now and then. Such an exchange of the test algorithm can be carried out in a flexible manner; attention should only

be paid to the fact that the device to be tested and the examination device have the same test algorithm so as to have identical operational data in the case of an authentic card.

The present invention can be applied to almost any cryptographic algorithm, i.e. cryptoalgorithm. An additional advantage of the present invention is to be seen in the fact that the present invention can be integrated in existing safety systems.

Fig. 5 shows a further possibility of using the device according to the present invention taking as an example the encrypted transmission of information from one location to another location, this kind of transmission taking place e.g. in the case of "pay TV". The information to be encrypted must first be encrypted in a transmitter. For this purpose, the transmitter includes a smart card which is provided with a device according to the present invention. The transmitter first selects random input data as password character chain (block 50). In a block 52, the input data 14 are fed into the transmitter smart card which generates output data 12 in a step 54. The information to be encrypted is now encrypted making use of the output data 12, which have been generated by the transmitter smart card, as a key (block 56). The encrypted information together with the output data selected in block 50 are now transmitted from one location to the other location, i.e. from the transmitter to the receiver, (block 58).

Reference should be made to the fact that, on the one hand, the information is now encrypted and can therefore only be decrypted by a person who acquired a suitable authorization, e.g. in the form of a receiver smart card. On the other hand, the key for encrypting the information is not explicitly transmitted, but what is transmitted are only the input data in the transmitter smart card. A user who does not possess an authorized receiver smart card having the same operational data as the transmitter smart card will not be able to generate on the basis of the input data 14 the correct output data 12 which are required for decrypting the encrypted information.

The first operation to be executed in the receiver is to extract the input data from the transmission, which comprises the encrypted information as well as the input data, (block 60). The input data extracted in block 60 are now fed into the receiver smart card (block 62), which, provided that it is an authentic receiver smart card, will have the same operating behaviour as the transmitter smart card and will therefore produce the same output data

from the input data (block 64). Finally, the encrypted information is decrypted in a block 66 making use of the output data of the receiver smart card.

If the receiver smart card is a counterfeited card, which does not have the same operating behaviour as the transmitter smart card, this will not be recognized immediately in the case of the method shown in Fig. 5, since, unlike Fig. 4, an authenticity check is not carried out. The output data, which are required as a key for decrypting, will, however, not correspond to the output data which have been used in block 54 for encrypting, and, consequently, correct decrypting of the encrypted information will not be possible. This means that, in the most simple case, a counterfeited smart card will not be objected to in the receiver immediately, but that, although it will provide output data 12 on the basis of operational data that differ from those of the transmitter smart card, a correct decryption will, however, not be possible on the basis of the output data provided; hence, a counterfeited card will be of no use to the counterfeiter.

It follows that the present invention comprises an electronic circuit, which is preferably integrated, and a means for supervising the operation of the electronic circuit by measuring data, the operation of the electronic circuit including the execution of an algorithm which provides output data as the result of a preferably complex calculation. These output data are, however, influenced, by the measured operational data. Preferably, the measured data comprise time or power consumption data. The device according to the present invention can arbitrarily be accommodated on cards, e.g. smart cards or PC cards, electronic keys and the like.

#### **CLAIMS**

1. A device (10) for supplying output data (12) in reaction to input data (14) so as to determine the authenticity of the device (10) in dependence upon said output data (12), said device (10) comprising:

an electronic circuit (16) for executing an algorithm that generates the output data (12) on the basis of the input data (14); and

a unit (18) for detecting operational data which are influenced by an operation of the electronic circuit (16),

said operational data detection unit (18) being coupled to the electronic circuit (16) in such a way that the operational data of the electronic circuit are used by the algorithm, which is executed by said electronic circuit (16), for generating the output data (12).

- 2. A device (10) according to claim 1, wherein the operational data are selected from the group comprising time data and power data.
- 3. A device (10) according to claim 1 or 2, wherein the electronic circuit (16) and the detection unit (18) are integrated as a unit.
- 4. A device (10) according to one of the preceding claims, which is contained in a smart card or in a PC card.
- 5. A device (10) according to one of the preceding claims, wherein the electronic circuit (16) is arranged so as to execute an cryptoalgorithm.
- 6. A device (10) according to one of the claims 1 to 4, wherein the electronic circuit (16) is arranged so as to execute a check sum algorithm.
- 7. A device (10) according to claim 5, wherein the cryptoalgorithm is a multi-step algorithm, the operational data of one algorithm step being used as input data for the subsequent algorithm step.

, 1

- 8. A device (10) according to one of the claims 1 to 6, wherein the electronic circuit (16) is arranged so as to stop the operation after a predetermined execution time during execution of the algorithm and wherein the detection unit (18) is arranged so as to feed operational data into the algorithm at said predetermined execution time.
- 9. A device (10) according to one of the claims 1 to 3, wherein the algorithm is of such a nature that it will first randomize the input data (14), whereby the dependence of the operational data on the input data will be pseudo-random.
- 10. A device (10) according to claim 9, wherein the output data generated by the algorithm are only the operational data.
- 11. A device (10) according to one of the claims 1 to 4, wherein the electronic circuit (16) comprises two sub-circuits (16a, 16b) which each execute a sub-algorithm, the first sub-algorithm being a test algorithm whose operational data are detected by the detection unit (18), and the second sub-algorithm being a cryptoalgorithm or a check sum algorithm, the operational data of the test algorithm being processed in the cryptoalgorithm.
- 12. A device (10) according to claim 11, wherein the second sub-circuit (16a) is arranged so as to execute the DES algorithm which comprises n steps, and wherein the first sub-circuit (16b) is arranged so as to execute a test algorithm which also comprises n steps, the input data being adapted to be fed into the first step of the DES algorithm as well as into the first step of the test algorithm, and data which are adapted to be fed into a further step of the DES algorithm being result data of the first step of the DES algorithm and operational data of the first step of the test algorithm, whereas a result of one step of the test algorithm is rejected.
- 13. A device (10) according to one of the preceding claims, wherein the operational data detection unit comprises a time measuring means (18a) and a power measuring means (18b) for measuring the time which the electronic circuit (16) needs for executing a specific task and for measuring the power consumed when said specific task is being executed.

- 14. A device (10) according to claim 13, wherein the power measuring means (18b) comprises a resistor, a capacitor and an analog-digital converter for measuring the power consumed.
- 15. A device (10) according to claim 13 or 14, wherein the time measuring means comprises an internal clock generator.
- 16. A device (10) according to one of the preceding claims, wherein the operational data detection unit (18) comprises a pattern recognition algorithm so as to produce the operational data from power or time parameters of the electronic circuit (16).
- 17. A method for checking the authenticity of a device (10) to be tested in comparison with an examination device (10), the device (10) to be tested and the examination device (10) each comprising an electronic circuit (16) for executing an algorithm, which generates output data (12) on the basis of input data (14), and a unit (18) for detecting operational data which are influenced by an operation of the electronic circuit (16), the operational data detection unit (18) being coupled to the electronic circuit (16) in such a way that the operational data of the electronic circuit are used by the algorithm for producing the output data, said method comprising the following steps;

selecting (40) input data;

feeding (42) said input data into the device (10) to be tested;

feeding (42) said input data into the examination device (10);

comparing (44) the output data of the device to be tested with the output data of the examination device; and

affirming (46) the authenticity of the device to be tested in comparison with the examination device if the output data correspond to one another, in such a way that authenticity will only be affirmed if the operational data of the device to be tested and of the examination device correspond to one another.

18. A method for encrypted transmission of information from a first to a second location, comprising:

producing (50) a random word;

feeding (52) the random word into a first device (10) according to one of the claims 1 to 16, which is arranged at a first location;

generating (54) the output data which depend on the operational data of the first device (10);

encrypting (56) the information with the generated output data as a key;

transmitting (58) the encrypted information and the random word from said first location to said second location;

feeding (62) the random word into a second device (10) according to one of the claims 1 to 16;

generating (64) output data by means of the second device which is positioned at said second location;

decrypting (66) the encrypted information making use of the output data of the second device (10) as a key,

the decrypted information corresponding to the original information prior to encrypting if the operational data of the first device (10) at the first location correspond to the operational data of the second device (10) at the second location.

## DEVICE FOR SUPPLYING OUTPUT DATA IN REACTION TO INPUT DATA AND METHOD FOR CHECKING AUTHENTICITY AND METHOD FOR ENCRYPTED DATA TRANSMISSION

### Abstract

A device (10) for supplying output data (12) in reaction to input data (14), so as to determine the authenticity of the device in dependence upon the output data (12), comprises an electronic circuit (16) for executing an algorithm, which generates the output data (12) on the basis of said input data (14), and a unit (18) for detecting operational data which are influenced by an operation of the electronic circuit (16). The operational data detection unit (18) is coupled to the electronic circuit (16) in such a way that the operational data of the electronic circuit (16) are used by the algorithm for generating the output data (12). Safety of the device according to the present invention is enhanced in that a potential counterfeiter will have to simulate not only the functionality of the device but also hardware features of the device, such as power consumption or time response, in order to simulate an authentic card.




FIG.1




FIG.2




FIG.3






FIG.4




FIG.5

## Declaration and Power of Attorney for Patent Application Erklärung für Patentanmeldungen mit Vollmacht

## German Language Declaration

Als nachstehend benannter Erfinder erkläre ich hiermit an Eides Statt:	As a below named inventor, I hereby declare that:	
daß mein Wohnsitz, meine Postanschrift und meine Staatsangehörigkeit den im nachstehenden nach meinem Namen aufgeführten Angaben entsprechen, daß ich nach bestem Wissen	My residence, post office address and citizenship are as stated next to my name.	
der ursprüngliche, erste und alleinige Erfinder (falls nachstehend nur ein Name angegeben ist) oder ein ursprünglicher, erster und Mitte der (falls nachstehend mehrere Namen aufgeführt sind) des Gegenstandes bin, für den dieser Antrag gestellt wird und für den ein Patent für die Erfindung mit folgendem Titel beantragt	I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled	
	DEVICE FOR SUPPLYING OUTPUT DATA IN REACTION TO INPUT DATA AND METHOD FOR CHECKING AUTHENTICITY AND METHOD FOR ENCRYPTED	
	DATA TRANSMISSION	
deten Beschreibung hier beigefügt ist, es sei denn (in diesem Falle Zutreffendes bitte ankreuzen), diese Erfindung  wurde angemeldet am unter der US-Anmeldenummer oder unter der Internationalen Anmeldenummer im Rahmen des Vertrags über die Zusammenarbeit auf dem Gebiet des Patentwesens (PCT) und am abgeändert (falls zutreffend).	the specification of which is attached hereto unless the following box is checked:  was filed on as United States Application Number or PCT International Application Number 09/787,065 and was amended on (if applicable).	
Ich bestätige hiermit, daß ich den Inhalt der oben angegebenen Patentanmeldung, einschließlich der Ansprüche, die eventuell durch einen oben erwähnten Zusatzantrag abgeändert wurde, durchgesehen und verstanden habe.	I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.	
Ich erkenne meine Pflicht zur Offenbarung jeglicher Informationen an, die zur Prüfung der Patentfähigkeit in Einklang mit Titel 37, Code of Federal Regulations, § 1.56 von Belang sind.	I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, § 1.56.	

Ich beanspruche hiermit ausländische Prioritätsvorteile gemäß Title 35, US-Code, § 119 (a)-(d), bzw. § 365(b) aller unten aufgeführten Auslandsanmeldungen für Patente oder Erfinderurkunden, oder § 365(a) aller PCT internationalen Anmeldungen, welche wenigstens ein Land ausser den Vereinigten Staaten von Amerika benennen, und habe aachstehend durch ankreuzen sämtliche Auslands- anmeldungen für Patente bzw. Erfinderurkunden oder PCT internationale Anmeldungen angegeben, deren Anmeldetag dem der Anmeldung, für welche Priorität beansprucht wird, vorangeht.

Prior Foreign Applications (Frühere ausländische Anmeldungen) Germany PCT/EP99/06312 (Country) (Land) **19843**424.3 Germany (Country) (Land) ich beanspruche hiermit Prioritätsvorteile unter Title 35, US-Code, 1119(e) aller US-Hilfsanmeldungen wie unten aufgezählt. (Filing Date) Application No.) Aktenzeichen) (Anmeldetag) Application No.) (Filing Date) Aktenzeichen) (Anmeldetag) ch beanspruche hiermit die mir unter Title 35, US-Code, § 120

beanspruche hiermit die mir unter Title 35, US-Code, § 120 nsechenden Vorteile aller unten aufgeführten US-Patentanmeldungen irw. § 365(c) aller PCT internationalen Anmeldungen, welche die rereinigten Staaten von Amerika benennen, und erkenne, insofern der legenstand eines jeden früheren Anspruchs dieser Patentanmeldung icht in einer US-Patentanmeldung, bzw. PCT internationalen lameldung in in einer gemäß dem ersten Absatz von Title 35, US-Code, 112 vorgeschriebenen Art und Weise offenbart wurde, meine Pflicht ar Offenbarung jeglicher Informationen an, die zur Prüfung der menfähigkeit in Einklang mit Title 37, Code of Federal Regulations, 1.56 Belang sind und die im Zeitraum zwischen dem Anmeldetag früt in Patentanmekkung und dem nationalen oder im Rahmen des lettrags über die Zusammenarbeit auf dem Gebiet des Patentwesen PCT) gültigen internationalen Anmeldetags bekannt geworden sind.

Application No.) (Filing Date)
Alterarcichen) (Anmeldetag)

Application No.) (Filing Date)
Alterarcichen) (Anmeldetag)

the erkläre hiermit, daß alle in der vorliegenden Erklärung von mir emachten Angaben nach bestem Wissen und Gewissen der Wahrheit atsprechen, und ferner daß ich diese eidesstattliche Erklärung in enatnis dessen ablege, daß wissentlich und vorsätzlich falsche ngaben oder dergleichen gemäß § 1001, Title 18 des US-Code strafbar nd und mit Geklstrafe und/oder Gefängnis bestraft werden können und derartige wissentlich und vorsätzlich falsche Angaben die ochtswirksamkeit der vorliegenden Patentanmeldung oder eines rigrund deren erteilten Patentes gefährden können.

I hereby claim foreign priority under Title 35, United States Code, § 119(a)-(d) or § 365(b) of any foreign application(s) for patent or inventor's certificate, or § 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

Priority Not Claimed Priorität nicht beansprucht

27/08/99 (August 27, 1999)

(Day/Month/Year Filed)
(Tag/Monat/Jahr der Anmeldung)

22/09/98 (September 22, 1998)

(Day/Month/Year Filed) (Tag/Monat/Jahr der Anmeldung)

I hereby claim the benefit under Title 35, United States Code, § 119(e) of any United States provisional application(s)listed below.

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s), or § 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, § 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of this application.

(Status) (patented, pending, abandoned)
(Status) (patentiert, schwebend, aufgegeben)

(Status) (patented, pending, abandoned) (Status) (patentiert, schwebend, aufgegeben)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Postanschrift:

PTO/S8/103 (6-96)
Approved for use through 9/30/98. OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a velid OMS control number.

## German Language Declaration

VERTRETUNGSVOLMACHT: Als benannter Erfinder beauftrage ich hiermit den (die) nachstehend aufgeführten Patentanwalt (Patentanwälte) und/oder Vertreter mit der Verfolgung der vorliegenden Patentanmeldung sowie mit der Abwicklung aller damit verbundenen Angelegenheiten vor dem US-Patent- und Markenamt: (Name(n) und Registrationsnummer(n) auflisten)

Office connected therewith: (list name and registration number)

Ralph H. Dougherty - Reg. No. 25.851

Gregory N. Clements - Reg. No. 30,713

J. Scott Young - Reg. No. 45.582

David P. Stitzel Reg. No. 44,360
Send Correspondence to:

Send Correspondence to: Dougherty & Clements 1 LP 6230 Fairview Road, Suite 400, Charlotte, North Carolina 28210, USA

Telefonische Auskunfte: (Name und Telefonnummer)

Direct Telephone Calls to: (name and telephone number)

POWER OF ATTORNEY: As a named inventor, I hereby

appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark

Yor- und Zuname des einzigen oder ersten Erfinders  -OO	Florian OELMAIER
Unterschrift des Erfinders Datum	Inventor's signature Jele 10.7. 200
Wohnsitz	Residence Eching, Germany
Staatsangehörigkeit	Citizenship German
Postanschrift	Post Office Address Hirtenstrasse 5
	D-85386 Eching, Germany
Vor- und Zuname des zweiten Miterfinders (falls zutreffend)	Full name of second joint inventor, if any Roland BRAND
Unterschrift des zweiten Erfinders Datum	Second Inventor's signature Date
Wolmsitz.	Residence Erlangen, Germany
Staatsangehörigkeit	Citizenship German
Postanschrift	Post Office Address Pfinzingweg 13
	D-91058 Erlangen, Germany

(Im Falle dritter und weiterer Miterfinder sind die entsprechenden Informationen und Unterschriften hinzuzufügen.)

(Supply similar information and signature for third and subsequent joint inventors.)

VERTRETUNGSVOLMACHT: Als benannter Erfunder beauftrage ich hiermit den (die) nachstehend aufgeführten Patentanwalt (Patentanwälte) und/oder Vertreter mit der Verfolgung der vorliegenden Patentanmeldung sowie mit der	POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith: (list name and registration number)  Ralph H. Dougherty - Reg. No. 25,851 Gregory N. Clements - Reg. No. 30,713 J. Scott Young - Reg. No. 45,582 David P. Stitzel - Reg. No. 44,360  Send Correspondence to: Dougherty & Clements LLP 6230 Fairview Road, Suite 400, Charlotte, North Carolina 28210, USA		
Abwicklung aller damit verbundenen Angelegenheiten vor dem JS-Patent- und Markenamt: (Name(n) und Registrationsnummer(n) auflisten)			
Postanschrift:			
Telefonische Auskünfte: (Name und Telefonnummer)	Direct Telephone Calls to: (name and telephone number)		
Vor- und Zuname des einzigen oder ersten Erfinders	Full name of sole or first inventor Florian OELMAIER		
Unterschrift des Erfinders Datum	Inventor's signature Date,		
Wohnsitz	Residence Eching, Germany		
Sizatsangehörigkeit	Citizenship German		
Postanschrift	Post Office Address Hirtenstrasse 5		
	D-85386 Eching, Germany		
Vor- und Zuname des zweiten Miterfinders (falls zutreffend)	Full name of second joint inventor, if any Roland BRAND		
Unterschrift des zweiten Erfinders Datum	Second inventor's signature Date  OLUBI 1970 July 10, 2001		
Wohnsitz	Residence Erlangen, Germany		
Staatsangehörigkeit	Citizenship German		
Postanschrift	Post Office Address Pfinzingweg 13		
	D-91058 Erlangen, Germany		
(Im Falle dritter und weiterer Miterfinder sind die entsprechenden Informationen und Unterschriften hinzuzufügen.)	(Supply similar information and signature for third an subsequent joint inventors.)		

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith: (list name and registration number)  Ralph H. Dougherty — Reg. No. 25,851  Gregory N. Clements — Reg. No. 30,713  J. Scott Young — Reg. No. 45,582  David P. Stitzel — Reg. No. 44,360
Send Correspondence to: Dougherty & Clements LLP 6230 Fairview Road, Suite 400, Charlotte, North Carolina 28210, USA
Direct Telephone Calls to: (name and telephone number)
Full name of: third inventor André HEUER
Inventor's signature Date July 11, 2001
Residence Eching, Germany
Citizenship German
Post Office Address Mallershofener Weg 22
D-85386 Eching, Germany
Full name of fourth inventor, if any GERHAEUSER
Inventor's signature Date
Residence Waischenfeld, Germany
Citizenship German DEX
Post Office Address Saugendorf 17
D-91344 Waischenfeld, Germany

subsequent joint inventors.)

antsprechenden Informationen und Unterschriften hinzuzufügen.)

ERTRETUNGSVOLMACHT: Als benannter Erfinder eauftrage ich hiermit den (die) nachstehend aufgeführten atentanwalt (Patentanwälte) und/oder Vertreter mit der erfolgung der vorliegenden Patentanmeldung sowie mit der bwicklung aller damit verbundenen Angelegenheiten vor dem S-Patent- und Markenamt: (Name(n) und egistrationsnummer(n) auflisten)	POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith: (list name and registration number)  Ralph H. Dougherty — Reg. No. 25,851 Gregory N. Clements — Reg. No. 30,713 J. Scott Young — Reg. No. 45,582 David P. Stitzel — Reg. No. 44,360  Send Correspondence to:: Dougherty & Clements LLP 6230 Fairview Road, Suite 400, Charlotte, North Carolina 28210, USA	
ostanschrift:		
elefonische Auskünfte: (Name und Telefonnummer)	Direct Telephone Calls to: (name and telephone number)	
Vor- und Zuname des einzigen oder ersten Erfinders	Full name of: third inventor André HEUER	
Unterschrift des Erfinders Datum	Inventor's signature Date	
Wohnsitz	Residence Eching, Germany	
Staatsangehörigkeit	Citizenship German	
Postanschrift	Post Office Address Mallershofener Weg 22	
	D-85386 Eching, Germany	
Vor- und Zuname des zweiten Miterfinders (falls zutreffend)	Full name of fourth inventor, if any GERHAEUSER	
U schrift des zweiten Erfinders Datum	Inventor's signature Date July 9, 2001	
Wohnsitz	Residence Waischenfeld, Germany	
Staatsangehörigkeit	Citizenship German	
Postanschrift	Post Office Address Saugendorf 17	
	.D-91344 Waischenfeld, Germany	

VERTRETUNGSVOLMACHT: Als benannter Erfinder beauftrage ich hiermit den (die) nachstehend aufgeführten Patentanwalt (Patentanwälte) und/oder Vertreter mit der Verfolgung der vorliegenden Patentanmeldung sowie mit der Abwicklung aller damit verbundenen Angelegenheiten vor dem IS-Patent- und Markenamt: (Name(n) und Registrationsnummer(n) auflisten)	POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith: (list name and registration number)  Raiph H. Dougherty - Reg. No. 25,851  Gregory N. Clements - Reg. No. 30,713  J. Scott Young - Reg. No. 45,582  David P. Stitzel - Reg. No. 44,360
ostanschrift:	Send Correspondence to: Dougherty & Clements LLP 6230 Fairview Road, Suite 400, Charlotte, North Carolina 28210, USA
elefonische Auskünfte: (Name und Telefonnummer)	Direct Telephone Calls to: (name and telephone number)
Vor- und Zuname des einzigen oder ersten Erfinders	Full name of: fifth inventor Markus PROSCH
Unterschrift des Erfinders Datum	Inventor's signature Date  Markey From July 9, 2001
Wohnsitz	Residence Erlangen, Germany
Staatsangehörigkeit	Citizenship Italian
Postanschrift	Post Office Address Fuerther Strasse 31
<sub>p</sub> o_	D-91058 Erlangen, Germany
Vor- und Zuname des zweiten Miterfinders (falls zutreffend)	Full name of sixth inventor, if any Olaf KORTE
Unterschrift des zweiten Erfinders Datum	Other July 9, 2001
Wohnsitz	Residence Igensdorf, Germany
Staatsangehörigkeit	Citizenship Germany
Postanschrift	Post Office Address Etlaswind 19
	D-91338 Igensdorf, Germany
(Im Falle dritter und weiterer Miterfinder sind die entsprechenden Informationen und Unterschriften hinzuzufügen.)	(Supply similar information and signature for third an subsequent joint inventors.)

RTRETUNGSVOLMACHT: Als benannter Erfinder auftrage ich hiermit den (die) nachstehend aufgeführten tentanwalt (Patentanwälte) und/oder Vertreter mit der Ffolgung der vorliegenden Patentanmeldung sowie mit der wicklung aller damit verbundenen Angelegenheiten vor dem	POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith: (list name and registration number)  Ralph H. Dougherty — Reg. No. 25,851
S-Patent- und Markenamt: (Name(n) und egistrationsnummer(n) auflisten)	Gregory N. Clements – Reg. No. 30,713 J. Scott Young – Reg. No. 45,582 David P. Stitzel – Reg. No. 44,360
ostanschrift:	Send Correspondence to: Dougherty & Clements LLP 6230 Fairview Road, Suite 400, Charlotte, North Carolina 28210, USA
elefonische Auskünfte: (Name und Telefonnummer)	Direct Telephone Calls to: (name and telephone number)
Vor- und Zuname des einzigen oder ersten Erfinders	Full name of seventh inventor Roland PLANKENBUEHLER
Unterschrift des Erfinders Datum	Inventor's signature Date July 9, 2001
Wohnsitz	Residence Nuernberg, Germany
Staatsangehörigkeit	Citizenship
	German DEX
Postanschrift	Post Office Address Grazer Strasse 7
•	D-90475 Nuernberg, Germany
Vor- und Zuname des zweiten Miterfinders (falls zutreffend)	Full name of eighth inventor, if any
Unterschrift des zweiten Erfinders Datum	Inventor's signature Date
Wohnsitz	Residence
Staatsangehörigkeit	Citizenship
Postanschrift	Post Office Address
m Falle dritter und weiterer Miterfinder sind die asprechenden Informationen und Unterschriften hinzuzufügen.)	(Supply similar information and signature for third and subsequent joint inventors.)

[Page 8 of 8]